NXP Semiconductors /MIMXRT1062 /IOMUXC /SW_MUX_CTL_PAD_GPIO_EMC_28

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_MUX_CTL_PAD_GPIO_EMC_28

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALT0)MUX_MODE 0 (DISABLED)SION

SION=DISABLED, MUX_MODE=ALT0

Description

SW_MUX_CTL_PAD_GPIO_EMC_28 SW MUX Control Register

Fields

MUX_MODE

MUX Mode Select Field.

0 (ALT0): Select mux mode: ALT0 mux port: SEMC_WE of instance: semc

1 (ALT1): Select mux mode: ALT1 mux port: FLEXPWM1_PWMB02 of instance: flexpwm1

2 (ALT2): Select mux mode: ALT2 mux port: LPUART5_CTS_B of instance: lpuart5

3 (ALT3): Select mux mode: ALT3 mux port: LPSPI1_SDO of instance: lpspi1

4 (ALT4): Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO14 of instance: flexio1

5 (ALT5): Select mux mode: ALT5 mux port: GPIO4_IO28 of instance: gpio4

8 (ALT8): Select mux mode: ALT8 mux port: FLEXSPI2_A_DATA02 of instance: flexspi2

SION

Software Input On Field.

0 (DISABLED): Input Path is determined by functionality

1 (ENABLED): Force input path of pad GPIO_EMC_28

Links

() ()